A Novel Verilog Implementation of UART transmKey Skill: Computer Architecture, Verilog HDL, Simulation T00