View Project

FPGA modelling in verilog