• Designed and implemented a high-performance RISC-V processor in Verilog HDL using Xilinx ISE, achieving a clock frequency of 250 MHz, demonstrating efficient pipelining and instruction execution.
• Ensured reliable performance through thorough simulation and verification. Successfully implemented key processor functionalities, delivering a reliable and scalable design.