Implemented the MSI cache coherence protocol among private caches for four-core processor using C. As for the eviction logic, implemented the LRU policy.